Arthur Vianes
1 reference under this name, matched as it is written. Somebody else may write under it too, and the same person may appear here spelled another way.
A Case for Second-Level Software Cache Coherency on Many-Core Accelerators
Arthur Vianes and others (2022) · IEEE International Workshop on Rapid System Prototyping (RSP)