Ivan V Fillippenko
1 reference under this name, matched as it is written. Somebody else may write under it too, and the same person may appear here spelled another way.
VHDL verification in the state delta verification system (SDVS)
Ivan V Fillippenko (1991) · 1991 International Workshop on Formal Verification in VLSI Design, January 1991.