Marcos López García
1 reference under this name, matched as it is written. Somebody else may write under it too, and the same person may appear here spelled another way.
FVM: A Formal Verification Methodology for VHDL Designs
Hipólito Guzmán-Miranda and others (2025) · IEEE Open Journal of the Computer Society · Institute of Electrical and Electronics Engineers (IEEE)