SystemVerilog Language Working Group

1 reference under this name, matched as it is written. Somebody else may write under it too, and the same person may appear here spelled another way.

IEEE standard for system verilog – unified hardware design, specification, and verification language
SystemVerilog Language Working Group (2009)