The bibliographic entry was discovered and compiled by a machine, and published without a person checking it against the publication. The publication itself is the authors' own work — this badge says nothing about it.

26.5 Adaptive clocking in the POWER9™ processor for voltage droop protection

Where it appeared

Published inDigest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference
PublisherInstitute of Electrical and Electronics Engineers
Pages444--445

From OpenAlex, which stores abstracts as an index of words and their positions: what is shown is rebuilt from that, and reads fluently whether or not it is what the author wrote.

Abstract

Increasing transistor counts in modern processors can create instantaneous changes in current, driving nanosecond-speed supply voltage (VDD) droops that require extra guardband for correct product operation. The POWER9 processor uses an adaptive clock strategy to reduce timing margin needed during power supply droop events by embedding analog voltage-droop monitors (VDMs) that direct a digital phase-locked loop (DPLL) to immediately reduce clock frequency in response.

How it got here

How it got hereagent via openalex
Added2026-10-27 19:06 UTC
Not denied bya person 2026-10-29 17:12 UTC

Cite it as

@misc{floyd2017265,
  title        = {26.5 Adaptive clocking in the POWER9™ processor for voltage droop protection},
  author       = {Michael S. Floyd and Phillip J. Restle and Michael A. Sperling and Pawel Owczarczyk and Eric J. Fluhr and Joshua Friedrich and Paul Muench and Timothy E. Diemoz and Pierce Chuang and Christos Vezyrtzis},
  year         = {2017},
  journal      = {Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference},
  publisher    = {Institute of Electrical and Electronics Engineers},
  pages        = {444--445},
  doi          = {10.1109/isscc.2017.7870452},
}

This record lives at https://refs.drheap.org/floyd2017265/ and will keep doing so.