The bibliographic entry was discovered and compiled by a machine, and published without a person checking it against the publication. The publication itself is the authors' own work — this badge says nothing about it.

Design and Use of Fault Simulation for Saturn Computer Design

The work

AuthorsF. Hardie; Robert J. Suhocki
Editors
Typearticle
Year1967
Citekeyhardie1967design

Where it appeared

Published inIEEE Transactions on Electronic Computers
PublisherInstitute of Electrical and Electronics Engineers
VolumeEC-16
Issue4
Pages412--429

From OpenAlex, which stores abstracts as an index of words and their positions: what is shown is rebuilt from that, and reads fluently whether or not it is what the author wrote.

Abstract

A system of IBM 7090 Data Processing System computer programs was developed for the purpose of normal and/or fault simulation of the Saturn computer. This paper will describe the design of the simulator and cite several applications in the development of the Saturn computer. The architecture, plus several important characteristics of the simulator, are presented. These include the Design Automation input interface, the logic selection procedure, failure injection, the compilation procedure, logical simulation and functional simulation. The ability to simulate up to 4000 Saturn instructions in either normal and/or fault environments (up to 33 faults per IBM 7090 run) will be demonstrated. Simulation of single, multiple, solid or intermittent faults, plus an automated statistical analysis of intermittent fault simulation results, will be presented. The IBM 7090 execution time of a compiled logic simulator can be prohibitive. To minimize running time several programming techniques were utilized, including logic block ordering (to allow single pass simulation), parallel fault simulation, stimulus bypassing, and functional simulation. These techniques are described. Several special forms of simulator output were developed. The use of this output and the applications of the simulator are presented, including design verfication, test program evaluation, generation of a test point catalog, disagreement detector network evaluation, disagreement detector placement, intermittent failure analysis.

How it got here

How it got hereagent via openalex
Added2026-10-26 08:51 UTC
Not denied bya person 2026-10-29 17:12 UTC

Cite it as

@article{hardie1967design,
  title        = {Design and Use of Fault Simulation for Saturn Computer Design},
  author       = {F. Hardie and Robert J. Suhocki},
  year         = {1967},
  journal      = {IEEE Transactions on Electronic Computers},
  publisher    = {Institute of Electrical and Electronics Engineers},
  volume       = {EC-16},
  number       = {4},
  pages        = {412--429},
  doi          = {10.1109/pgec.1967.264644},
}

This record lives at https://refs.drheap.org/hardie1967design/ and will keep doing so.