The bibliographic entry was discovered and compiled by a machine, and published without a person checking it against the publication. The publication itself is the authors' own work — this badge says nothing about it.

DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors

The work

AuthorsVladimir Kiriansky; Ilia Lebedev; Saman P. Amarasinghe; Srinivas Devadas; Joel Emer
Editors
Typemisc
Year2018
Citekeykiriansky2018dawg

Where it appeared

Published inProceedings of the ... annual International Symposium on Microarchitecture/Proceedings of the annual International Symposium on Microarchitecture
PublisherInstitute of Electrical and Electronics Engineers
Volume2018
Pages974--987

From OpenAlex, which stores abstracts as an index of words and their positions: what is shown is rebuilt from that, and reads fluently whether or not it is what the author wrote.

Abstract

Software side channel attacks have become a serious concern with the recent rash of attacks on speculative processor architectures. Most attacks that have been demonstrated exploit the cache tag state as their exfiltration channel. While many existing defense mechanisms that can be implemented solely in software have been proposed, these mechanisms appear to patch specific attacks, and can be circumvented. In this paper, we propose minimal modifications to hardware to defend against a broad class of attacks, including those based on speculation, with the goal of eliminating the entire attack surface associated with the cache state covert channel. We propose DAWG, Dynamically Allocated Way Guard, a generic mechanism for secure way partitioning of set associative structures including memory caches. DAWG endows a set associative structure with a notion of protection domains to provide strong isolation. When applied to a cache, unlike existing quality of service mechanisms such as Intel's Cache Allocation Technology (CAT), DAWG fully isolates hits, misses, and metadata updates across protection domains. We describe how DAWG can be implemented on a processor with minimal modifications to modern operating systems. We describe a non-interference property that is orthogonal to speculative execution and therefore argue that existing attacks such as Spectre Variant 1 and 2 will not work on a system equipped with DAWG. Finally, we evaluate the performance impact of DAWG on the cache subsystem.

How it got here

How it got hereagent via openalex
Added2026-10-24 03:03 UTC
Not denied bya person 2026-10-29 17:12 UTC

Filed under

hardware-security

Cite it as

@misc{kiriansky2018dawg,
  title        = {DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors},
  author       = {Vladimir Kiriansky and Ilia Lebedev and Saman P. Amarasinghe and Srinivas Devadas and Joel Emer},
  year         = {2018},
  journal      = {Proceedings of the ... annual International Symposium on Microarchitecture/Proceedings of the annual International Symposium on Microarchitecture},
  publisher    = {Institute of Electrical and Electronics Engineers},
  volume       = {2018},
  pages        = {974--987},
  doi          = {10.1109/micro.2018.00083},
}

This record lives at https://refs.drheap.org/kiriansky2018dawg/ and will keep doing so.