The bibliographic entry was discovered and compiled by a machine, and published without a person checking it against the publication. The publication itself is the authors' own work — this badge says nothing about it.

SMIV: A 16-nm 25-mm² SoC for IoT With Arm Cortex-A53, eFPGA, and Coherent Accelerators

The work

AuthorsSae Kyu Lee; Paul N. Whatmough; Marco Donato; Glenn G. Ko; David M. Brooks; Gu-Yeon Wei
Editors
Typearticle
Year2021
Citekeylee2021smiv

Where it appeared

Published inIEEE Journal of Solid-State Circuits
PublisherInstitute of Electrical and Electronics Engineers
Volume57
Issue2
Pages639--650

From OpenAlex, which stores abstracts as an index of words and their positions: what is shown is rebuilt from that, and reads fluently whether or not it is what the author wrote.

Abstract

Emerging Internet of Things (IoT) devices necessitate system-on-chips (SoCs) that can scale from ultralow power always-on (AON) operation, all the way up to less frequent high-performance tasks at high energy efficiency. Specialized accelerators are essential to help meet these needs at both ends of the scale, but maintaining workload flexibility remains an important goal. This article presents a 25-mm2SoC in 16-nm FinFET technology which demonstrates targeted, flexible acceleration of key compute-intensive kernels spanning machine learning (ML), DSP, and cryptography. TheSMIVSoC includes a dedicated AON sub-system, a dual-core Arm Cortex-A53 CPU cluster, an SoC-attached embedded field-programmable gate array (eFPGA) array, and a quad-core cache-coherent accelerator (CCA) cluster. Measurement results demonstrate: 1) 1236\(\times \)power envelope, from 1.1 mW (only AON cluster), up to 1.36 W (whole SoC at maximum throughput); 2) 5.5–28.9\(\times \)energy efficiency gain from offloading compute kernels from A53 to eFPGA; 3) 2.94\(\times \)latency improvement using coherent memory access (CCA cluster); and 4) 55\(\times \)MobileNetV1 energy per inference improvement on CCA compared to the CPU baseline. The overall flexibility-efficiency range on SMIV spans measured energy efficiencies of 1\(\times \)(dual-core A53), 3.1\(\times \)(A53 with SIMD), 16.5\(\times \)(eFPGA), 54.9\(\times \)(CCA), and 256\(\times \)(AON) at a peak efficiency of 4.8 TOPS/W.

How it got here

How it got hereagent via openalex
Added2026-10-27 16:29 UTC
Not denied bya person 2026-10-29 17:12 UTC

Cite it as

@article{lee2021smiv,
  title        = {SMIV: A 16-nm 25-mm² SoC for IoT With Arm Cortex-A53, eFPGA, and Coherent Accelerators},
  author       = {Sae Kyu Lee and Paul N. Whatmough and Marco Donato and Glenn G. Ko and David M. Brooks and Gu-Yeon Wei},
  year         = {2021},
  journal      = {IEEE Journal of Solid-State Circuits},
  publisher    = {Institute of Electrical and Electronics Engineers},
  volume       = {57},
  number       = {2},
  pages        = {639--650},
  doi          = {10.1109/jssc.2021.3115466},
}

This record lives at https://refs.drheap.org/lee2021smiv/ and will keep doing so.