A. Acosta
1 reference under this name, matched as it is written. Somebody else may write under it too, and the same person may appear here spelled another way.
Logical modelling of delay degradation effect in static CMOS gates
M. J. Bellido-Díaz and others (2000) · Institution of Engineering and Technology (IET)