David Averill Bell
1 reference under this name, matched as it is written. Somebody else may write under it too, and the same person may appear here spelled another way.
Hierarchical verification of chip-level ESD design rules
Ziyang Lu and others (2010) · Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010 (2010), 1–6.