Frank J. Balbach
1 reference under this name, matched as it is written. Somebody else may write under it too, and the same person may appear here spelled another way.
VERIFY: evaluation of reliability using VHDL-models with embedded fault descriptions
Volkmar Sieh and others (1997)