J. Glaser
1 reference under this name, matched as it is written. Somebody else may write under it too, and the same person may appear here spelled another way.
Yosys: a free verilog synthesis suite
C. Wolf and others (2013) · Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip)