Lorenzo Cerati
1 reference under this name, matched as it is written. Somebody else may write under it too, and the same person may appear here spelled another way.
Schematic-Level and Layout-Level ESD EDA check methodology applied to smart power IC's - initialization and implementation
Eleonora Gevinti and others (2015) · Electrical Overstress/Electrostatic Discharge Symposium