The bibliographic entry was discovered and compiled by a machine, and published without a person checking it against the publication. The publication itself is the authors' own work — this badge says nothing about it.

Schematic-Level and Layout-Level ESD EDA check methodology applied to smart power IC's - initialization and implementation

The work

AuthorsEleonora Gevinti; Lorenzo Cerati; Leonardo Di Biccari; Giuseppe Ballarin; Antonio Andreini; Mauro Fragnoli; Antonio Bogani
Editors
Typemisc
Year2015
Citekeygevinti2015schematiclevel

Where it appeared

Published inElectrical Overstress/Electrostatic Discharge Symposium
Pages1--10

From OpenAlex, which stores abstracts as an index of words and their positions: what is shown is rebuilt from that, and reads fluently whether or not it is what the author wrote.

Abstract

A functional methodology to fully check IC ESD network topology together with protected circuitry ESD compliance at Schematic-Level and metal interconnections at Layout-Level is developed and applied to Smart Power products. A common operational method is developed to simultaneously initialize different Schematic-Level and Layout-Level verification tools.

How it got here

How it got hereagent via openalex
Added2026-10-24 21:26 UTC
Not denied bya person 2026-10-29 17:12 UTC

Cite it as

@misc{gevinti2015schematiclevel,
  title        = {Schematic-Level and Layout-Level ESD EDA check methodology applied to smart power IC's - initialization and implementation},
  author       = {Eleonora Gevinti and Lorenzo Cerati and Leonardo Di Biccari and Giuseppe Ballarin and Antonio Andreini and Mauro Fragnoli and Antonio Bogani},
  year         = {2015},
  journal      = {Electrical Overstress/Electrostatic Discharge Symposium},
  pages        = {1--10},
  doi          = {10.1109/eosesd.2015.7314770},
}

This record lives at https://refs.drheap.org/gevinti2015schematiclevel/ and will keep doing so.