T. Watanabe
1 reference under this name, matched as it is written. Somebody else may write under it too, and the same person may appear here spelled another way.
An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time
T. Watanabe and others (2003) · Institute of Electrical and Electronics Engineers (IEEE)