The bibliographic entry was discovered and compiled by a machine, and published without a person checking it against the publication. The publication itself is the authors' own work — this badge says nothing about it.

Automatic Pipelining From Transactional Datapath Specifications

The work

AuthorsEriko Nurvitadhi; James C. Hoe; Timothy Kam; Shih‐Lien Lu
Editors
Typearticle
Year2011
Citekeynurvitadhi2011automatic

Where it appeared

Published inIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
PublisherInstitute of Electrical and Electronics Engineers
Volume30
Issue3
Pages441--454

Related

Distinct fromnurvitadhi2010automatic

From OpenAlex, which stores abstracts as an index of words and their positions: what is shown is rebuilt from that, and reads fluently whether or not it is what the author wrote.

Abstract

This paper presents a transactional specification framework (T-spec) for describing a datapath and the tool T-piper to synthesize automatically an in-order pipelined implementation with arbitrary user-specified pipeline-stage boundaries. T-spec abstractly views a datapath as executing one transaction at a time, computing the next system states based on the current ones. The synthesized pipeline maintains this semantics, yet allows concurrent execution of multiple overlapped transactions in different pipeline stages, where each stage performs a part of the next-state computation of each transaction. T-spec makes the state reading and writing events in a datapath explicit to enable T-piper to perform exact read-after-write (RAW) hazard analysis between the overlapped transactions. T-piper can automatically generate the pipeline control not only to ensure the correctness of the pipelined executions but also to minimize (using forwarding and speculation) the performance loss due to pipeline stalls in the presence of RAW dependencies. This paper reports design case studies applying T-spec and T-piper to reduced instruction set computing and complex instruction set computing processor pipeline development. In the latter, we report the results from a rapid design space exploration of 60 generated x86-subset pipelines, varying in pipeline depth, forwarding, and speculative execution, all starting from a single T-spec.

How it got here

How it got hereagent via openalex
Added2026-10-26 12:13 UTC
Not denied bya person 2026-10-29 17:12 UTC

Cite it as

@article{nurvitadhi2011automatic,
  title        = {Automatic Pipelining From Transactional Datapath Specifications},
  author       = {Eriko Nurvitadhi and James C. Hoe and Timothy Kam and Shih‐Lien Lu},
  year         = {2011},
  journal      = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  publisher    = {Institute of Electrical and Electronics Engineers},
  volume       = {30},
  number       = {3},
  pages        = {441--454},
  doi          = {10.1109/tcad.2010.2088950},
}

This record lives at https://refs.drheap.org/nurvitadhi2011automatic/ and will keep doing so.