The bibliographic entry was discovered and compiled by a machine, and published without a person checking it against the publication. The publication itself is the authors' own work — this badge says nothing about it.
26.1 A 5.5mW ADPLL-based receiver with hybrid-loop interference rejection for BLE application in 65nm CMOS
From OpenAlex, which stores abstracts as an
index of words and their positions: what is shown is rebuilt from that,
and reads fluently whether or not it is what the author wrote.
Abstract
Various Ultra-Low-Power (ULP) RX architectures [1-4] for Bluetooth™ Low Energy (BLE) have been developed for minimizing the RX power consumption. A PLL-based RX architecture [1] is very attractive to improve the energy efficiency. While the single-channel configuration without multi-bit ADC realizes under 3mW power consumption and over -90dBm sensitivity, the 2nd and 3rd Adjacent Channel Interference Rejections (ACRs) do not meet the BLE requirements. Although the ACR can be improved by inserting high-order LPFs into the regeneration loop, it critically degrades the closed-loop stability. The Sliding IF (SIF) architecture is an alternative approach to overcome the ACR issue with high-energy efficiency. The reported receivers in [2,3] succeed in achieving over 20dB ACR, however, the SIF still has a problem of low out-of-band blocker tolerance because of unwanted signal at the image frequency. An off/on chip bandpass filter inserted at the front of the LNA can reject the image signal, which incurs a signal loss and degrades the energy efficiency of the RX. This paper presents a new PLL-based RX with hybrid loop that achieves over 20dB 2nd/3rd ACR without any external RF filters. The proposed RX employs two key features: (1) the high-interference-tolerance hybrid-loop structure based on an ADPLL, and (2) a novel single-channel receiving method, which enables the conversion of the constellation from FSK to a differential BPSK (DBPSK) signal.
How it got here
How it got here
agent via openalex
Added
2026-10-27 18:44 UTC
Not denied by
a person 2026-10-29 17:12 UTC
Cite it as
@misc{okuni2016261,
title = {26.1 A 5.5mW ADPLL-based receiver with hybrid-loop interference rejection for BLE application in 65nm CMOS},
author = {Hidenori Okuni and Akihide Sai and Tuan Thanh Ta and Satoshi Kondo and Takashi Tokairin and Masanori Furuta and Tetsuro Itakura},
year = {2016},
journal = {Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference},
publisher = {Institute of Electrical and Electronics Engineers},
pages = {436--437},
doi = {10.1109/isscc.2016.7418094},
}