The bibliographic entry was discovered and compiled by a machine, and published without a person checking it against the publication. The publication itself is the authors' own work — this badge says nothing about it.
From OpenAlex, which stores abstracts as an
index of words and their positions: what is shown is rebuilt from that,
and reads fluently whether or not it is what the author wrote.
Abstract
Over the past ten years, as integrated circuits became increasingly more complex and expensive, the industry began to embrace new design and reuse methodologies that are collectively referred to as system-on-chip (SoC) design. In this paper, we focus on the reuse and integration issues encountered in this paradigm shift. The reusable components, called intellectual property (IP) blocks or cores, are typically synthesizable register-transfer level (RTL) designs (often called soft cores) or layout level designs (often called hard cores). The concept of reuse can be carried out at the block, platform, or chip levels, and involves making the IP sufficiently general, configurable, or programmable, for use in a wide range of applications. The IP integration issues include connecting the computational units to the communication medium, which is moving from ad hoc bus-based approaches toward structured network-on-chip (NoC) architectures. Design-for-test methodologies are also described, along with verification issues that must be addressed when integrating reusable components.
@article{saleh2006systemonchip,
title = {System-on-Chip: Reuse and Integration},
author = {R. Saleh and Steven J. E. Wilton and Shahriar Mirabbasi and Alan J. Hu and Mark R. Greenstreet and Guy G. F. Lemieux and Partha Pratim Pande and Cristian Grecu and A. Ivanov},
year = {2006},
journal = {Proceedings of the IEEE},
publisher = {Institute of Electrical and Electronics Engineers},
volume = {94},
number = {6},
pages = {1050--1069},
doi = {10.1109/jproc.2006.873611},
}