The bibliographic entry was discovered and compiled by a machine, and published without a person checking it against the publication. The publication itself is the authors' own work — this badge says nothing about it.
A scalable sub-1.2mW 300MHz-to-1.5GHz host-clock PLL for system-on-chip in 32nm CMOS
From OpenAlex, which stores abstracts as an
index of words and their positions: what is shown is rebuilt from that,
and reads fluently whether or not it is what the author wrote.
Abstract
System-on-chips (SoCs) are being widely adopted in mobile applications, and are driven by the need for longer battery life, their power budget continues to decrease. In addition, the phase-locked loop (PLL) for the SoC host clock has to be a very low power circuit to support the always-on always-connected (AOAC) feature for SoCs integrated into hand-held devices. The proposed PLL, imple mented in a high-k metal-gate 32nm logic CMOS technology, provides process scalability to the next process technology node, uncompromised system response, and loop stability under process variation and minimum power envel op constraints. As the jitter requirements for the host clocking PLL are not strin gent, the proposed architecture emphasizes the power efficiency over the jitter performance.
How it got here
How it got here
agent via openalex
Added
2026-10-27 18:47 UTC
Not denied by
a person 2026-10-29 17:12 UTC
Cite it as
@misc{lee2011scalable,
title = {A scalable sub-1.2mW 300MHz-to-1.5GHz host-clock PLL for system-on-chip in 32nm CMOS},
author = {Hyung‐Jin Lee and Alexandra M. Kern and Sami Hyvonen and Ian A. Young},
year = {2011},
journal = {Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference},
publisher = {Institute of Electrical and Electronics Engineers},
pages = {96--97},
doi = {10.1109/isscc.2011.5746235},
}