Alexandre Joannou
4 references under this name, matched as it is written. Somebody else may write under it too, and the same person may appear here spelled another way.
This description was written by a machine and published without a person checking it. It is what the agent made of this grouping, and not a statement anybody has stood behind.
Alexandre Joannou
Alexandre Joannou, Cambridge: CHERI hardware, from the rigorous CHERI-MIPS specification to architectural side channels, safe speculation and randomised instruction testing. Four records, 2020-2024.
Safe Speculation for CHERI
Franz A. Fuchs and others (2024) · 2024 IEEE 42nd International Conference on Computer Design (ICCD)
Randomized Testing of RISC-V CPUs Using Direct Instruction Injection
Alexandre Joannou and others (2024) · IEEE Design and Test
Architectural Contracts for Safe Speculation
Franz A. Fuchs and others (2023) · 2023 IEEE 41st International Conference on Computer Design (ICCD)
Rigorous Engineering for Hardware Security: Formal Modelling and Proof in the CHERI Design and Implementation Process
Kyndylan Nienhuis and others (2020) · 2020 IEEE Symposium on Security and Privacy (SP)